Media

X-check: A Native Binary Tower Field ISA Design

CPU proof generation bottlenecks are typically tackled by GPU- and FPGA-based hardware acceleration.

10/16/24

Irreducible Team

Read More

10/1/24

Badge

Binary Tower Fields are the Future of Verifiable Computing

32-bit Binary Towers are 5x more hardware efficient than Mersenne31 multipliers

Irreducible Team

10/1/24

Badge

Binary Tower Fields are the Future of Verifiable Computing

32-bit Binary Towers are 5x more hardware efficient than Mersenne31 multipliers

Irreducible Team

10/1/24

Badge

Binary Tower Fields are the Future of Verifiable Computing

32-bit Binary Towers are 5x more hardware efficient than Mersenne31 multipliers

Irreducible Team

8/13/24

Badge

Integer Multiplication in Binius

We discuss a GKR-based approach

Irreducible Team

8/13/24

Badge

Integer Multiplication in Binius

We discuss a GKR-based approach

Irreducible Team

8/13/24

Badge

Integer Multiplication in Binius

We discuss a GKR-based approach

Irreducible Team

7/23/24

Badge

Irreducible x Polygon Labs

Announcing collaboration with Polygon Labs on Binius-based zkVM

Irreducible Team

7/23/24

Badge

Irreducible x Polygon Labs

Announcing collaboration with Polygon Labs on Binius-based zkVM

Irreducible Team

7/23/24

Badge

Irreducible x Polygon Labs

Announcing collaboration with Polygon Labs on Binius-based zkVM

Irreducible Team

Want to learn more?

Get in touch with us.

© 2024 Irreducible Inc. All rights reserved.

Want to learn more?

Get in touch with us.

© 2024 Irreducible Inc. All rights reserved.

Want to learn more?

Get in touch with us.

© 2024 Irreducible Inc. All rights reserved.